Summary
Proposed an architecture and interface for high-bandwidth, low-energy memory system on IRAM
Evaluated the speed, energy and area of several different bus schemes in a DRAM process
Studied design options for memory crossbar
Quantified the effect of design decisions and trade-offs