References

[Choi94] Choi Y. et.al: "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate", IEEE Journal of Solid-State Circuits, v. 29, 4, April 1994.

[Culler97] Culler D. et.al: "Parallel Computer Architecture", Alpha Draft, 1997.

[Gol94] Golshan R. et.al., "A novel reduced swing CMOS BUS interface circuit for high speed low power VLSI systems", 1994 IEEE International Symposium on Circuits and Systems.

[Ike93] Ikeda M. et.al: "A proposal of High Speed and Low Power Data Transmission Method for VLSIs by Reduced-Swing Signal", IEICE Transactions on Fundamentals, v. 76-A, 10, October 1993.

[ISSCC97] The 1997 International Solid-State Circuits Conference, Discussion Session on "DRAM+Logic Integration: Which Architecture and Fabrication Process", February 1997.

[Itoh90] Itoh K.: "Trends in Megabit DRAM Circuit Design", IEEE Journal of Solid-State Circuits, v. 25, 3, June 1990.

[Kir96] Kirsch H.: "DRAMs in the 21st Century: DRAM Architecture and Circuits", Short Course, International Electron Devices Meeting, December 1996.

[Kush93] Kushiyama N. et.al: "A 500-Megabyte/s Data-Rate 4.5M DRAM", IEEE Journal of Solid-State Circuits, v. 28, 4, April 1993.

[Miy95] Miyano S. et.al: "A 1.6Gbyte/s Data Transfer Rate 8 Mb Embedded DRAM", IEEE Journal of Solid-State Circuits, v. 30, 11, November 1995.

[Ohsh94] Ohshima S. et.al: "High Speed DRAMs with Innovative Architectures", IEICE Transactions on Electronics, v. E77-C, 8, August 1994.

[Pat97a] Patterson D. et.al: "A Case for Intelligent RAM", IEEE MICRO, v17, 2, April 1997.

[Pat97b] Patterson D. et.al: "Intelligent RAM (IRAM): Chips that Compute and Remember", Digest of Technical Papers, the 1997 IEEE International Solild-State Circuits Conference, February 1997. v17, 2, April 1997.

[Prin96] Prince B.: "High-Performance Memories: New Archutecture DRAMs and SRAMs evolution and function", John Wiley & Sons, 1996.

[Priz94] Prizbylski S.: "New DRAMs Technologies", MicroDesign Resources, 1994.

[Rab96] Rabaey J., "Digital Integrated Circuits: A Design Perspective", Prentice Hall Inc., 1996, pg 473.

[Saki92] Saki T, et.al: "A 6ns CMOS SRAM with High-Performance Sense-Amplifier", Digest of Technical Papers, The 1992 Symposium on VLSI Circuits, 1992.

[SPN96] Saulsbury A. et.al: "Missing the Memory Wall: The Case for Processor/Memory Integration", Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996.

[Suna94] Sunaga T. et.al: "Open/Folded Bit-Line Arrangements for Synchronous DRAMs", IEEE Journal of Solid-State Circuits, v. 29, September 1995.

[Suna95] Sunaga T. et.al: "A Full Bit Prefetch Architecture for Synchronous DRAM's", IEEE Journal of Solid-State Circuits, v. 30, 9, September 1995.

[Tak94] Takai M. et.al: "250 Mbyte/s Synchronous DRAM Using a 3-Stage Pipelined Architecture", IEEE Journal of Solid-State Circuits, v. 27, 4, April 1994.

[Taka96] Takanori S. et.al: "A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay", Digest of Technical Papers, The 1996 International Solid-State Circuits Conference, February 1996.

Back to report index.